Improved electrical characteristics of CMOS inverters composed of Ge n-and p-finFETs were demonstrated by utilizing newly introduced Ge surface treatments. In-situ ALD digital O3 treatment was adopted on the surface of Ge fin sidewall in order to reduce the roughness and etching damages through the GeO desorption mechanism. By combining this treatment with optimized microwave annealing (MWA), SS and the ION/IOFF ratio were remarkably improved in both n-finFET and p-finFET, and Ge CMOS inverters with high voltage gain of 50.3 V/V at low VD= 0.6 V was realized.
Introduction
Ge is being actively researched as a promising alternative channel material for the advanced nodes because of its high electron and hole mobilities [1] . Especially, Ge CMOS is regarded as a strong candidate for the future node, which may deliver the best performance balance between low-power and high-speed performance [2] . So far, Ge CMOS inverters based on Ge finFETs and Ge nanowire FET have been demonstrated experimentally [3, 4] . Nevertheless, achieving low sub-threshold slope (SS) characteristics in both n-and p-FET seemed to be difficult probably due to the large interface states density (Dit). In order to improve device characteristics such as SS, quality of atomically thin GeO2 interfacial layer (IL) between Ge channel and high-k gate dielectric is crucial, however, germanium suboxide (GeOx) tends to be formed which degrades the IL quality [5] . The GeOx formation increases the density of dangling bonds in IL, and the increased Dit degrades the MOSFET performance considerably [6] . Additionally, the damages at fin sidewalls induced by fin dry etching also result in large Dit [7] . Therefore, suppressing the GeOx formation while eliminating the surface damages of the fin sidewalls is very critical for improving fin/nanowire (NW) FETs. In this paper, we propose in-situ ALD digital O3 treatment as an effective interface engineering technique to improve the Ge channel surface. In-situ ALD digital O3 treatment was found out to effectively remove the Ge surface damages and roughness while suppressing the formation of GeOx based on the mechanism of precisely controlled layer-by-layer oxidation followed by the desorption of GeO [8] . We also adopted optimized MWA in order to further reduce Dit. With these processes, we could form an ultra-thin GeO2 IL on the etched sidewalls of the Ge fins, and demonstrated the steep SS of 71 mV/dec. for Ge n-FinFET and 88 mV/dec. for Ge p-FinFET, and large current ON/OFF (ION/IOFF) ratios of around 10 5 for n-FinFETs and around 10 6 for p-FinFETs. Thanks to the improvements of both n-and p-FET characteristics, we could achieve Ge CMOS inverter with high voltage gain. Experiment Key fabrication steps of the Ge CMOS inverter are summarized in Fig. 1 and Fig. 2 . A Ge epitaxial layer of 85 nm was grown on the (100) SOI substrates after thinning the Si layer to 20 nm through wet oxidation. The Ge epitaxial layer was patterned into desired fin shapes by using e-beam lithography and dry etching. After a chemical clean by using 1% HF, the in-situ ALD digital O3 treatment of 25 cycles was carried out in a standard ALD system to form ultra-thin GeO2 IL while eliminating the roughness and damage of Ge fin sidewall, as depicted in Figs. 3 (I) to (III). Each cycle includes 0.4 s O3 pulse followed by a 60 s GeO desorption period at 390 ºC with 0.4 Torr. Then, in order to form the gate stack, the high-k dielectric (Al2O3) and 80 nm TiN were deposited by using ALD and sputtering, respectively. After gate patterning, ion implantation was carried out in S/D regions by using 31 P ions for n-FinFET (1×10 15 cm -2 at 15 keV) and B ions for p-FinFET (1×10 15 cm -2 at 10 keV), respectively. The 31 P and B doping ions were then activated by MWA. Finally, Al-Cu metal layer was formed. The roughness reduction of etched Ge surface through in-situ O3 treatment was experimentally confirmed from AFM images of blanket Ge surfaces (Fig.4) . Fig. 9 shows VIN-VOUT curves of Ge CMOS composed of Ge n-and p-FinFETs shown in Figs. 8 (b) . Symmetrical VIN-VOUT characteristics can be seen thanks to the well-balanced n-and p-FinFETs. In addition, the higher peak voltage gain of 50.3 V/V is obtained at lower VD = 0.6 V, compared to the references [3, 4] . We attribute the superior inverter characteristics to the realization of low SS values in both Ge n-and p-FinFETs achieved by the in-situ ALD O3 treatment. Comparison of voltage gain of Ge CMOS inverters in this work with other references is shown in Fig.10 . Conclusion In this study, the Ge FinFET CMOS inverters were successfully demonstrated by newly introduced combination processes of MWA and in-situ ALD digital O3 treatment. The superior SS characteristics of 71 mV/dec. and 88 mV/dec. with high ION/IOFF ratio were achieved for Ge n-and p-FinFETs, respectively. The Ge CMOS inverter shows the high voltage gain of 50.3 V/V thanks to the interface states reduction caused by the in-situ ALD digital O3, indicating the potential of Ge for CMOS applications in advanced technology nodes. 
